Counterfeit and defect prevention
Visual and packaging inspection
Electrical performance verification
0.0 / 5.0
- (0 Ratings)
NJU7095M#
Electronics Part Number
NJU7095M#-WXManufacturer
onsemi
NJU7095M#
Description
Two-channel CMOS IC supplied in 8DMP package.Inventory
202 Pcs New Original In Stock
"Pkg: 8-TVSP; Elec: 2-circuit rail-to-rail CMOS; Func: accurate low-offset amp; App: medical devices.",
Quantity
Minimum 1
Minimum 1
Purchase and inquiry
Warranty & Returns
How to Order
Shipping & Delivery
Quality Assurance
365 - Day Quality Guarantee - Every part fully backed.
90 - Day Refund or Exchange - Defective parts? No hassle.
Limited Stock, Order Now - Get reliable parts without worry.
Global Shipping & Secure Packaging
Worldwide Delivery in 3-5 Business Days
100% ESD Anti-Static Packaging
Real-Time Tracking for Every Order
Secure & Flexible Payment
Credit Card, VISA, MasterCard, PayPal, Western Union, Telegraphic Transfer(T/T) and more
All payments encrypted for security
RFQ (Request for Quotations)
Submit your RFQ directly on the product detail page or the RFQ page.
Our sales team will respond within 24 hours.
Payment method
PayPal (recommended for new customers)
Credit Cards
Wire Transfer (T/T) – Available in USD, EUR, HKD, and other currencies.
Important Notice
You'll receive a confirmation email after submitting an RFQ.
Didn't get it? Check your spam folder and whitelist Info@WINSURE-Electronics.com
Prices and stock may change; we'll reconfirm your order.
Questions? Contact us anytime.
Freight
Basic cost: USD 70.00
Actual cost may vary depending on weight and destination
Shipping method
Shipped from Hong Kong via FedEx/DHL/UPS/TNT
Delivery Time
In-stock items: Ready to ship in 1-2 days
Transit time: 3-5 business days (FedEx/DHL/UPS)
Special requests? Contact us: Info@WINSURE-Electronics.com
Quantity
Minimum 1
Minimum 1
(*) (*) is mandatory
We'll get back to you within 24 hours
Technical Specifications
Category
Clock/Timing, Clock Buffers, Drivers
Manufacturer
onsemi
Packaging
Tube
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
8-TSSOP (0.173", 4.40mm Width)
Series
-
Base Product Number
NB3N2304
Product Status
Active
Type
Fanout Buffer (Distribution)
Voltage - Supply
3V ~ 3.6V
Output
LVCMOS, LVTTL
Supplier Device Package
8-TSSOP
Number of Circuits
1
Frequency - Max
140 MHz
Input
LVCMOS, LVTTL
Ratio - Input:Output
1:4
Differential - Input:Output
No/No
Data Sheet Document (D)
Datasheets
Download NB3N2304NZDTG Product Specification (PDF)
HTML Datasheet
NB3N2304NZDTG-DG
Environmental & Export Classification
RoHS Status
ROHS3 Compliant
Moisture Sensitivity Level (MSL)
3 (168 Hours)
REACH Status
REACH Unaffected
ECCN
EAR99
HTSUS
8542.39.0001
Additional Information
Other Names
2156-NB3N2304NZDTG-OS ONSONSNB3N2304NZDTG NB3N2304NZDTGOS NB3N2304NZDTG-DG
Standard Package
100
Reviews
0.0/5.0-(Show up to 5 Ratings)
No reviews yet
Publish Evalution
Evalution Message
Please enter your review message.
Please post honest comments and do not post ilegal comments.
Frequently Asked Questions (FAQ)
What are the key risks when replacing the NB3N2304NZDTG with a generic 1:4 clock buffer in a high-re
The NB3N2304NZDTG offers tight skew control (<100 ps typical) and guaranteed operation up to 140 MHz under full supply and temperature ranges, which generic alternatives often fail to match. Substituting with parts like the MC74VHC1GT504 or SN74LVC1G125-based discrete solutions may introduce timing violations due to higher propagation delay variation or poor output matching. Additionally, the NB3N2304NZDTG’s MSL-3 rating ensures reliable solder reflow without moisture-related failures—critical for industrial PCBs exposed to humid environments. Always validate replacement candidates under worst-case load and temperature conditions to avoid intermittent clock faults.
Can the NB3N2304NZDTG drive multiple high-capacitance loads (e.g., FPGA + ADC + MCU) without signal
Yes, but with caveats. The NB3N2304NZDTG can drive up to four 15 pF loads simultaneously while maintaining signal integrity at 140 MHz, per its output drive strength (typically 24 mA). However, if your FPGA, ADC, and MCU inputs collectively exceed 50–60 pF per output (including trace capacitance), you risk increased rise/fall times and overshoot. Mitigate this by using series termination resistors (22–33 Ω) near each load and minimizing trace lengths. For heavier loads, consider adding a second-stage buffer or selecting a fanout buffer with higher drive current, such as the NB3N551, to preserve timing margins.
Is the NB3N2304NZDTG suitable for 1.8V systems, and what are the trade-offs if I try to use it at th
No—the NB3N2304NZDTG is not rated for 1.8V operation; its minimum supply voltage is 3.0V. Attempting to run it at 1.8V will result in undefined output levels, increased propagation delay, and potential failure to meet timing specs. Even if the device appears functional during bench testing, long-term reliability and skew performance degrade significantly outside the 3.0–3.6V range. For 1.8V clock distribution, use a compatible alternative like the NB7L14M from onsemi or TI’s SN65LVDS1, which are designed for low-voltage operation and maintain tight skew at reduced supplies.
How does the NB3N2304NZDTG compare to the IDT 8T49N22x series for clock fanout in telecom line cards
The NB3N2304NZDTG is a cost-effective, fixed-ratio buffer ideal for simple 1:4 distribution, but it lacks the programmability, jitter cleaning, and frequency synthesis capabilities of the IDT 8T49N22x family. In telecom applications requiring precise clock alignment across multiple slots or redundancy switching, the IDT parts offer superior flexibility and lower integrated jitter (<500 fs RMS vs. ~1–2 ps for the NB3N2304NZDTG). However, if your design only needs clean replication of a stable reference clock with minimal BOM complexity, the NB3N2304NZDTG provides adequate performance with lower power and footprint—just ensure your system tolerates its fixed output skew and lack of fail-safe features.
What layout and decoupling practices are critical to prevent oscillations in the NB3N2304NZDTG when
The NB3N2304NZDTG can exhibit instability if power supply noise couples into its high-speed outputs, especially when placed adjacent to RF transceivers. Use a dedicated 0.1 μF ceramic capacitor placed within 2 mm of the VDD pin (pin 8) and connect it directly to a solid ground plane—avoid daisy-chaining ground returns. Route clock traces as controlled-impedance microstrips with minimal vias and keep them away from RF signal paths (>5 mm separation recommended). Also, ensure the input clock source has clean edges; a noisy or slow-rising input can cause output ringing. If operating near >1 GHz RF sections, consider adding a grounded guard trace between clock and RF lines to reduce crosstalk-induced jitter.
What are the key risks when replacing the NB3N2304NZDTG with a generic 1:4 clock buffer in a high-re
The NB3N2304NZDTG offers tight skew control (<100 ps typical) and guaranteed operation up to 140 MHz under full supply and temperature ranges, which generic alternatives often fail to match. Substituting with parts like the MC74VHC1GT504 or SN74LVC1G125-based discrete solutions may introduce timing violations due to higher propagation delay variation or poor output matching. Additionally, the NB3N2304NZDTG’s MSL-3 rating ensures reliable solder reflow without moisture-related failures—critical for industrial PCBs exposed to humid environments. Always validate replacement candidates under worst-case load and temperature conditions to avoid intermittent clock faults.
Can the NB3N2304NZDTG drive multiple high-capacitance loads (e.g., FPGA + ADC + MCU) without signal
Yes, but with caveats. The NB3N2304NZDTG can drive up to four 15 pF loads simultaneously while maintaining signal integrity at 140 MHz, per its output drive strength (typically 24 mA). However, if your FPGA, ADC, and MCU inputs collectively exceed 50–60 pF per output (including trace capacitance), you risk increased rise/fall times and overshoot. Mitigate this by using series termination resistors (22–33 Ω) near each load and minimizing trace lengths. For heavier loads, consider adding a second-stage buffer or selecting a fanout buffer with higher drive current, such as the NB3N551, to preserve timing margins.
Is the NB3N2304NZDTG suitable for 1.8V systems, and what are the trade-offs if I try to use it at th
No—the NB3N2304NZDTG is not rated for 1.8V operation; its minimum supply voltage is 3.0V. Attempting to run it at 1.8V will result in undefined output levels, increased propagation delay, and potential failure to meet timing specs. Even if the device appears functional during bench testing, long-term reliability and skew performance degrade significantly outside the 3.0–3.6V range. For 1.8V clock distribution, use a compatible alternative like the NB7L14M from onsemi or TI’s SN65LVDS1, which are designed for low-voltage operation and maintain tight skew at reduced supplies.
How does the NB3N2304NZDTG compare to the IDT 8T49N22x series for clock fanout in telecom line cards
The NB3N2304NZDTG is a cost-effective, fixed-ratio buffer ideal for simple 1:4 distribution, but it lacks the programmability, jitter cleaning, and frequency synthesis capabilities of the IDT 8T49N22x family. In telecom applications requiring precise clock alignment across multiple slots or redundancy switching, the IDT parts offer superior flexibility and lower integrated jitter (<500 fs RMS vs. ~1–2 ps for the NB3N2304NZDTG). However, if your design only needs clean replication of a stable reference clock with minimal BOM complexity, the NB3N2304NZDTG provides adequate performance with lower power and footprint—just ensure your system tolerates its fixed output skew and lack of fail-safe features.
What layout and decoupling practices are critical to prevent oscillations in the NB3N2304NZDTG when
The NB3N2304NZDTG can exhibit instability if power supply noise couples into its high-speed outputs, especially when placed adjacent to RF transceivers. Use a dedicated 0.1 μF ceramic capacitor placed within 2 mm of the VDD pin (pin 8) and connect it directly to a solid ground plane—avoid daisy-chaining ground returns. Route clock traces as controlled-impedance microstrips with minimal vias and keep them away from RF signal paths (>5 mm separation recommended). Also, ensure the input clock source has clean edges; a noisy or slow-rising input can cause output ringing. If operating near >1 GHz RF sections, consider adding a grounded guard trace between clock and RF lines to reduce crosstalk-induced jitter.
Quality Assurance (QC)
WINSURE ensures the quality and authenticity of every electronic component through professional inspections and batch sampling, guaranteeing reliable sourcing, stable performance, and compliance with technical specifications, helping customers reduce supply chain risks and confidently use components in production.
Sep 15 2026
